

ym



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/915,510	07/26/2001	Boon Seong Ang	10003522-1	6763

7590 12/22/2004
HEWLETT-PACKARD COMPANY
Intellectual Property Administration
P.O. Box 272400
Fort Collins, CO 80527-2400

EXAMINER

KING, JUSTIN

ART UNIT	PAPER NUMBER
----------	--------------

2111

DATE MAILED: 12/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application N .

09/915,510

Applicant(s)

ANG, BOON SEONG

Examiner

Justin I. King

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 September 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 and 23-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☐ Claim(s) 1-3, 5, 7-20, and 23-25 is/are rejected.
- 7) ☐ Claim(s) 4 and 6 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Objections

1. Claim 1 recites the limitation "a circuit arrangement" and "a first circuit arrangement" in preamble. It is recommended to use "a first circuit arrangement" and "a second circuit arrangement" to avoid any confusion between these two circuit arrangements.
2. Claim 1 recites the limitation "a programmable device" and "a second programmable device" in lines 6 and 9. It is recommended to use "a first programmable device" and "a second programmable device" to avoid any confusion between these two programmable devices.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claims 15-17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 15-17 recite the limitations of "the programmable device". It is not clear which programmable device of the claim 1 that theses limitations are referring to.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

7. Claims 1-3, 5, 7-16, 18-20, and 23-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Ohashi et al. (U.S. Patent No. 6,708,069), Kelly (U.S. Patent No. 5,734,872), and the admitted prior art.

Referring to claims 1 and 15-16: Ohashi discloses a circuit arrangement (structure 205 in figures 2 and 3) for interfacing a first circuit arrangement (structures 201, 202, 203, and 204 in figure 2) with a bus functioning in accordance with a bus protocol, comprising a bus interface circuit (figure 3, where the structure 205 interface with structures 206 and 100) having a port arranged to be coupled to the bus, a bus processing block (figure 3, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023) coupled to the bus interface circuit, the bus processing block implemented with a programmable device (figure 3, structure 304) and configured to perform selected processing in response to selected bus messages; and a filter circuit (the means to

Art Unit: 2111

compare the message as stated in column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) coupled to the bus interface circuit and to the bus processing block, the filter circuit (column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) and configured to direct bus messages to a selected one of the bus interface circuit and the bus process (either go through or bypass the control parts, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023).

Ohashi does not explicitly disclose the physical and link layers. The disclosed prior art (Application, page 2) discloses that the physical and link layers are a part of the bus communication. Ohashi does not explicitly disclose the filter circuit is implemented with a programmable device. Kelly discloses that the field programmable gate array (FPGA) is a common practice in the computer field to interconnect CPU (figure 1), and the FPGA improves the system performance by assist CPU's translation process (abstract).

Hence, it would have been obvious to one having ordinary skill in the computer art at the time Applicant made the invention to adapt Kelly's teaching to Ohashi because Kelly teaches one to improve the performance by employing FPGA to perform any pre-processing for the CPU.

Referring to claim 2: Ohashi discloses that the filter circuit is configured to direct bus messages to a selected one of the bus interface circuit and the bus processing block in response to at least one of a bus operation code, an address, and initiator identification code in each of the bus messages (column 7, last line, column 8, lines 1-4).

Referring to claim 3: As stated in the claim 1's argument, Ohashi discloses a filter circuit coupled to the bus interface circuit and to the bus processing block, but Ohashi's does not

Art Unit: 2111

explicit disclose the filter circuit receives messages from the first circuit arrangement. Ohashi discloses that the filter circuit receives the messages from the exterior bus (figure 3, structure 100).

Referring to claim 5: Ohashi does not explicitly disclose a cache and a translation look-aside buffer (TLB) that maps virtual addresses to physical addresses of data stored in the cache, the TLB further includes a flag with a selected value for selected areas of memory, and the interior filter circuit is coupled to the TLB and further configured to directed selected bus messages to the bus processing block responsive to the value of the flag in the TLB. The prior art (Application, page 2) discloses that it is known that the semantics layer observes the transmitting operations and forwards information to the blocks in the cache.

Referring to claim 7: Ohashi discloses the CAM (figure 3, structures 301 and 305) and values representing selected address range (figure 3, structures 3021, 3022, and 3023), and Ohashi discloses comparing the address of the message (column 4, lines 35-50).

Referring to claim 8: Claim 7's argument applies, furthermore, the prior art discloses that it is known to select messages based on the operation types (Application, page 2).

Referring to claim 9: Ohashi discloses the CAM (figure 3, structures 301 and 305) and values representing selected address range (figure 3, structures 3021, 3022, and 3023), and Ohashi discloses comparing the address of the message (column 4, lines 35-50). Furthermore, the prior art discloses that it is known to select messages based on the operation types (Application, page 2).

Art Unit: 2111

Referring to claims 10-11: As stated in the claim 1's argument, Ohashi discloses a filter circuit coupled to the bus interface circuit and to the bus processing block, and the filter circuit receives messages from the exterior bus (figure 3, structure 100).

Referring to claim 12: Ohashi discloses the CAM (figure 3, structures 301 and 305) and values representing selected address range (figure 3, structures 3021, 3022, and 3023), and Ohashi discloses comparing the address of the message (column 4, lines 35-50).

Referring to claim 13: Claim 7's argument applies, furthermore, the prior art discloses that it is known to select messages based on the operation types (Application, page 2).

Referring to claim 14: Ohashi discloses the CAM (figure 3, structures 301 and 305) and values representing selected address range (figure 3, structures 3021, 3022, and 3023), and Ohashi discloses comparing the address of the message (column 4, lines 35-50). Furthermore, the prior art discloses that it is known to select messages based on the operation types (Application, page 2).

Referring to claim 18: Ohashi's processing block is configured to receive bus messages from the bus without interruption of the first circuit arrangement (figures 2-3).

Referring to claim 19: Ohashi discloses the RAM (figure 2, structure 203) but not within the processing block. Ohashi discloses memory (figure 3, structures 301 and 305) coupled to the bus-processing block, which is the RAM.

Referring to claim 20: Ohashi's circuit transmits the message to the bus (figure 3 structure 206), thus, it initiates transmission of bus message over the bus via the bus interface circuit.

Referring to claim 23: Ohashi discloses a circuit arrangement (structure 205 in figures 2 and 3) for interfacing a first circuit arrangement (structures 201, 202, 203, and 204 in figure 2)

Art Unit: 2111

with a bus functioning in accordance with a bus protocol, comprising a bus interface circuit (figure 3, where the structure 205 interface with structures 206 and 100) having a port arranged to be coupled to the bus, a bus processing block (figure 3, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023) coupled to the bus interface circuit, the bus processing block implemented with a programmable device (figure 3, structure 304) and configured to perform selected processing in response to selected bus messages; and a filter circuit (the means to compare the message as stated in column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) coupled to the bus interface circuit and to the bus processing block, the filter circuit implemented with a programmable device (column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) and configured to direct bus messages to a selected one of the bus interface circuit and the bus process (either go through or bypass the control parts, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023), which is the first class and the second class of bus messages. Ohashi discloses that the filter circuit receives the messages from the exterior bus (figure 3, structure 100).

Ohashi does not explicitly disclose the physical and link layers. The disclosed prior art (Application, page 2) discloses that the physical and link layers are a part of the bus communication. Ohashi does not explicitly disclose the filter circuit is implemented with a programmable device. Kelly discloses that the field programmable gate array (FPGA) is a common practice in the computer field to interconnect CPU (figure 1), and the FPGA improves the system performance by assist CPU's translation process (abstract).

Hence, it would have been obvious to one having ordinary skill in the computer art at the time Applicant made the invention to adapt Kelly's teaching to Ohashi because Kelly teaches

Art Unit: 2111

one to improve the performance by employing FPGA to perform any pre-processing for the CPU.

Referring to claim 24: Ohashi discloses a programmable filter (the means to compare the message as stated in column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions).

Referring to claim 25: Ohashi discloses a circuit arrangement (structure 205 in figures 2 and 3) for interfacing a first circuit arrangement (structures 201, 202, 203, and 204 in figure 2) with a bus functioning in accordance with a bus protocol, comprising a bus interface circuit (figure 3, where the structure 205 interface with structures 206 and 100) having a port arranged to be coupled to the bus, a bus processing block (figure 3, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023) coupled to the bus interface circuit, the bus processing block implemented with a programmable device (figure 3, structure 304) and configured to perform selected processing in response to selected bus messages; and a filter circuit (the means to compare the message as stated in column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) coupled to the bus interface circuit and to the bus processing block, the filter circuit implemented with a programmable device (column 7, last line, column 8, lines 1-4, comparing the message-sending condition-identifying portions) and configured to direct bus messages to a selected one of the bus interface circuit and the bus process (either go through or bypass the control parts, structures 304, 3031, 3032, 3033, 3021, 3022, and 3023), which is the first class and the second class of bus messages. Ohashi discloses that the filter circuit receives the messages from the exterior bus (figure 3, structure 100).

Ohashi does not explicitly disclose the physical and link layers. The disclosed prior art (Application, page 2) discloses that the physical and link layers are a part of the bus communication. Ohashi does not explicitly disclose the filter circuit is implemented with a programmable device. Kelly discloses that the field programmable gate array (FPGA) is a common practice in the computer field to interconnect CPU (figure 1), and the FPGA improves the system performance by assist CPU's translation process (abstract).

Hence, it would have been obvious to one having ordinary skill in the computer art at the time Applicant made the invention to adapt Kelly's teaching to Ohashi because Kelly teaches one to improve the performance by employing FPGA to perform any pre-processing for the CPU.

8. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ohashi view of the admitted prior art, and in further view of Kardach et al. (U.S. Patent No. 5,560,001).

Referring to claim 17: Ohashi does not disclose a microcode engine. Kardach teaches that it is known to employ a microcode engine to respond to an external request and to execute a sequence of steps. Hence, it would have been obvious to one having ordinary skill in the computer art to adapt Kardach's teaching to Ohashi because Kardach teaches one to improve the performance by employing a microcode engine to perform any pre-processing for the CPU.

Response to Arguments

9. Applicant's argument regarding that Ohashi fails to disclose the programmable device (Remark, page 12, line 1): The Office Action above has been revised accordingly.

10. Regarding Applicant's amendment in claim 1 and the traverse on claim objection: The components "a circuit arrangement" and "a first circuit arrangement" are not mutually exclusive, and the components "a programmable device" and "a second programmable device" are also not mutually exclusive. Therefore, it is a must to further distinguish them to overcome the claim objections.

Allowable Subject Matter

11. Claims 4 and 6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior arts on record do not disclose or teach the notification data provided to the bus processing block.


Art Unit: 2111

Conclusion


12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Justin I. King whose telephone number is 571-272-3628. The examiner can normally be reached on Monday through Friday, 9:00 am to 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Justin King
December 13, 2004



MARK H. RINEHART
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100